Comparison of Trace-Port-Designs for On-Chip-Instruction-Trace
نویسندگان
چکیده
The influence of the configuration of the Nexus trace port for on-chip-instruction-trace with regard to the achievable compression ratio is studied in detail. On the base of the EEMBC Automotive Benchmark Software a wide range of configurations and trace modes is analyzed. The impacts of the port width, the count of MSEO-bits, the basic messaging mode and the addition of timestamp information to the compression ratio are examined.
منابع مشابه
A survey of new research directions in microprocessors
Current microprocessors utilise the instruction-level parallelism by a deep processor pipeline and the superscalar instruction issue technique. VLSI technology offers several solutions for aggressive exploitation of the instruction-level parallelism in future generations of microprocessors. Technological advances will replace the gate delay by on-chip wire delay as the main obstacle to increase...
متن کاملTransaction / Regular Paper Title
Unobtrusive capturing of program execution traces in real-time is crucial for debugging many embedded systems. However, tracing even limited program segments is often cost-prohibitive, requiring wide trace ports and large on-chip trace buffers. This paper introduces a new cost-effective technique for capturing and compressing program execution traces on-thefly. It relies on branch predictor-lik...
متن کاملA System for Evaluating Performance and Cost of SIMD Array Designs
SIMD arrays are likely to become increasingly important as coprocessors in domain specific systems as architects continue to leverage RAM technology in their design. The problem this work addresses is the efficient evaluation of SIMD arrays with respect to complex applications while accounting for operating frequency and chip area. The underlying issues include the size of the architecture spac...
متن کاملSoftware Co-Verification Based on Program Traces from Different Processors
High complexity and tight time-to-market have created new challenges in Multiprocessor System-on-Chip (MPSoC) designs. Virtual platforms play an important role in this scenario, by enabling design space exploration, functional verification, and IP reuse. Processors are key components on such virtual platforms, where Architecture Description Languages are usually applied to automatically generat...
متن کاملAnalyzing Effects of Trace Cache Configurations on the Prediction of Indirect Branches
This paper discusses the effects of using a trace cache on the indirect branch prediction in ILP processors. The main contribution of the paper is an exploration of the fact that the trace cache captures context information about the recent control flow of the program, which can improve the accuracy of predictors that do not themselves explicitly use such information. We analyze and experiment ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012